

US006044025A

United States Patent [19]

Lawman

Patent Number: [11]

6,044,025

Date of Patent:

Mar. 28, 2000

[54] PROM WITH BUILT-IN JTAG CAPABILITY FOR CONFIGURING FPGAS

[75] Inventor: Gary R. Lawman, San Jose, Calif.

[73] Assignee: Xilinx, Inc., San Jose, Calif.

[21] Appl. No.: 09/244,684

[22] Filed: Feb. 4, 1999

[51] Int. Cl.⁷ G11C 7/00

[52] 371/22.3

365/191, 201

[56] References Cited

U.S. PATENT DOCUMENTS

5,694,399	12/1997	Jacobson et al	371/22.3
5,793,987	8/1998	Quackenbush et al	395/280

FOREIGN PATENT DOCUMENTS

0884599A1 12/1998 European Pat. Off. .

OTHER PUBLICATIONS


"The Programmable Logic Data Book" copyright 1994, pp. 2-32 through 2-45 and 8-45 through 8-52, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.


Primary Examiner—David Nelms Assistant Examiner-Thong Le Attorney, Agent, or Firm-Lois D. Cartier

ABSTRACT


The invention provides a structure and method for configuring an FPGA from a PROM using a boundary scan chain. A PROM is provided that comprises JTAG circuitry. Configuration data is stored in the PROM memory as in known PROMs. When the data is retrieved from the PROM memory it is provided on a standard JTAG Test Access Port (TAP). The JTAG-compatible PROM is included as part of a JTAG scan chain, preferably directly preceding the FPGA to be configured by the PROM. The PROM can be controlled either externally or via JTAG commands received down the scan chain. Therefore, a reconfiguration of the FPGA can be initiated via standard JTAG commands. In one embodiment, the PROM itself is programmed with the FPGA configuration data using the JTAG TAP port.

11 Claims, 2 Drawing Sheets





Mar. 28, 2000








FIG. 3

PROM WITH BUILT-IN JTAG CAPABILITY FOR CONFIGURING FPGAS

FIELD OF THE INVENTION

The invention relates to Field Programmable Gate Arrays 5 (FPGAs). More particularly, the invention relates to a PROM for configuring an FPGA.

BACKGROUND OF THE INVENTION

Field programmable logic devices (FPGAs) are a wellknown type of digital integrated circuit that may be programmed by a user to perform specified logic functions. An FPGA typically includes an array of configurable logic blocks (CLBs) surrounded by a ring of programmable input/output blocks (IOBs). The CLBs and IOBs are interconnected by a programmable interconnect structure. The CLBs, IOBs, and interconnect structure are typically programmed by loading a stream of configuration data (bitstream) into internal configuration memory cells that define how the CLBs, IOBs, and interconnect are configured. The collective states of the individual memory cells then determine the function of the FPGA.

The configuration data may be read from memory (e.g., an external programmable read-only memory, or PROM) or written into the FPGA by an external device. Some FPGAs 25 also support configuration via boundary scan or JTAG (Joint Test Action Group). IEEE Standard 1149.1 defines a four pin serial interface that drives a 16-state controller (state machine) formed in each compliant IC device. The four pins control transitions of the state machine and facilitate loading 30 of instructions and data into the compliant IC device to accomplish pre-defined tasks. Originally, IEEE Standard 1149.1 was developed to perform boundary scan test procedures wherein the interconnections and IC device placement on printed circuit boards (PCBs) are tested through the 35 connection pins of the PCBs (i.e., without the need for a mechanical probe). Since its establishment, some implementations of boundary scan have been extended to include additional test procedures such as device functional tests, self-tests, and diagnostics. More recently, boundary scan has 40 been modified to provide In-System Programming, whereby configuration data is transmitted into a target programmable device after the device is mounted onto a PCB.

One FPGA supporting IEEE Standard 1149.1 is the XC4000™ FPGA from Xilinx, Inc. Boundary scan configu- 45 ration of the XC4000 FPGA is described in detail in pages 8-45 through 8-52 of the Xilinx 1994 Data Book entitled "The Programmable Logic Data Book 1994" (hereinafter referred to as "the Xilinx 1994 Data Book"), published in 1994 and available from Xilinx, Inc., 2100 Logic Drive, San 50 Jose, Calif. 95124, which pages are incorporated herein by reference. (Xilinx, Inc., owner of the copyright, has no objection to copying these and other pages referenced herein but otherwise reserves all copyright rights whatsoever.)

When JTAG configuration is used, the FPGA is typically 55 programmed by tester software as part of a sequence of test programs. In other words, the FPGA is programmed via JTAG, a test sequence is performed, and the FPGA is reprogrammed with another configuration in preparation for the next test sequence. Both configuration and test are 60 ture for the embodiment of FIG. 2. performed by the same tester software, and the circuit board connections need not be changed back and forth between configuration mode and test mode during the testing process. Therefore, the ability to configure through JTAG considerably facilitates the testing process.

However, when the device is placed in user operation, the FPGA is typically configured using standard configuration methods, such as by reading a bitstream from a PROM. Various well-known configuration methods for the XC4000 FPGA are described in pages 2-32 through 2-45 of the Xilinx 1994 Data Book, which are incorporated herein by

Since testing is performed through JTAG configuration, and user operation configures the device using other methods such as an external PROM, two separate sets of package pins are required to support the two types of configuration. Further, two separate sets of pads must be included on the FPGA in order to accommodate both test and user configuration. It is desirable to provide a method for configuring an FPGA for both test and user operation using the same set of pins, thereby reducing both packaging costs and FPGA manufacturing costs.

SUMMARY OF THE INVENTION

The invention provides a structure and method for configuring an FPGA from a PROM using a boundary scan chain. A PROM is provided that comprises JTAG circuitry. Configuration data is stored in the PROM memory as in known PROMs. However, when the data is retrieved from the PROM memory it is provided on the PROM output pins using a standard JTAG Test Access Port (TAP) comprising, for example, the four pins Test Mode Select (TMS), Test Clock (TCK), Test Data Input (TDI), and Test Data Output (TDO). The TAP port also includes control circuitry (e.g., a JTAG state machine) to interface between the TMS, TCK, TDI, and TDO pins and the PROM memory.

Note that JTAG input pins are preferably provided as well as the JTAG output pin. The inclusion of JTAG input pins permits the JTAG-compatible PROM to be included as part of a JTAG scan chain, preferably directly preceding the FPGA to be configured by the PROM. The PROM can be controlled either externally or via JTAG commands received down the scan chain. Therefore, reconfiguration of the FPGA can be initiated via standard JTAG commands.

The FPGA need not have any dedicated configuration pads, only those needed for the TAP port. Other FPGA pads normally required to allow configuration from a PROM are therefore available to be used for standard user I/O. The invention therefore uses fewer FPGA pads than previously known structures and methods. The reduced number of FPGA pads, and the resulting reduction in package pin requirements, result in a more cost-efficient packaged FPGA.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not by way of limitation, in the following figures, in which like reference numerals refer to similar elements.

FIG. 1 shows an FPGA configuration structure in a conventional JTAG configuration system.

FIG. 2 shows an FPGA configuration structure in a JTAG configuration system according to one embodiment of the

FIG. 3 shows a more detailed FPGA configuration struc-

DETAILED DESCRIPTION OF THE DRAWINGS

A structure and method for configuring an FPGA from a PROM using JTAG according to the invention is described. In the following description, numerous specific details are set forth to provide a more thorough understanding of the present invention. However, it will be apparent to one skilled

in the art that the present invention may be practiced without these specific details.

FIG. 1 shows an FPGA and PROM in a conventional structure in which the FPGA can be configured from either the PROM or through JTAG. The FPGA has two ports, a 5 JTAG TAP port and a conventional configuration port (CONFIG). The TAP port is coupled to both a "Test Data In" (TDI) signal line and a "Test Data Out" (TDO) signal line. These signal lines cause the FPGA to form one element of a conventional boundary scan chain. The configuration port is coupled to a PROM, from which user configuration data is loaded after testing through the TAP port is complete.

FIG. 2 shows an FPGA in a structure according to one embodiment of the invention, wherein the FPGA is configured through JTAG in both test mode and configuration mode. The FPGA TAP port is unchanged, although the former TDI signal now comes from the PROM via signal line 201. The conventional configuration port is replaced by "USER I/O", reflecting the fact that these FPGA pads are no longer needed for configuration and are therefore available ²⁰ to the user as standard input/output pads.

The PROM holding user configuration data now includes a conventional JTAG TAP port. The TDI pin of the PROM TAP port is driven by the same TDI signal line that directly drives the FPGA in the prior art structure of FIG. 1. The TDO pin in the PROM TAP port drives the TDI pin in the FPGA TAP port. Therefore, the PROM has been inserted into the boundary scan chain ahead of the FPGA.

The PROM has two different modes, a test mode in which the PROM is transparent to the boundary scan chain (used when the tester is configuring or testing the FPGA), and a configuration mode in which the PROM is being used to configure the FPGA. To make this selection, standard JTAG circuitry can be used. The JTAG IEEE Standard 1149.1 provides for both a Test Mode Select (TMS) pin and an instruction register that is used to control the JTAG-related behavior of devices in the boundary scan chain.

FIG. 3 shows a more detailed FPGA configuration structure for the embodiment of FIG. 3. The TDI and TDO pins of each TAP port are used to form the boundary scan chain. The PROM and the FPGA each include both TCK and TMS pins. Power (VCC) and ground (GND) pins are also shown for both devices. The PROM in this embodiment also includes two optional pins, START and RESET. The START pin starts the configuration of the FPGA by the PROM through the JTAG TAP port. (This function can also be performed using a JTAG command, therefore the START pin is optional.) The RESET pin can be either a simple reset pin, or a power-on reset that both resets the PROM and begins configuration of the FPGA. The PROM of FIG. 3 is an efficient implementation that fits conveniently into an 8-pin package.

In one embodiment, the PROM itself is programmed with the FPGA configuration data using the JTAG TAP port. In 55 this embodiment, a "verify" instruction is preferably added to the JTAG extensible instruction set, using well-known techniques. The verify instruction is used to verify the programming of the PROM. When programming the PROM, the JTAG TAP port functions in a manner similar to 60 the FPGA JTAG TAP port. When executing a verify instruction or configuring the FPGA, the TAP port allows the PROM to perform the same functions as a serial PROM, but follows JTAG command protocols.

Clearly, the invention can only be applied to devices that 65 are JTAG-configurable. For example, the Xilinx XC4000 devices are JTAG-configurable. To configure an XC4000

FPGA using JTAG requires providing JTAG commands to configure the instruction register in the FPGA. Therefore, the states and data corresponding to these commands must be generated by the PROM prior to sending the user configuration bitstream to the FPGA. In one embodiment, the command data is included in the bitstream data stored in the PROM. In another embodiment, the command data is hardwired into the PROM JTAG circuitry.

It has been demonstrated that the structure and method of the present invention offers the advantages of simpler board circuitry, with fewer FPGA pads and fewer FPGA package pins required for configuration. Thus it will be understood that the present invention provides a novel structure and method for programming PROMs and FPGAs through boundary scan.

Those having skill in the relevant arts of the invention will now perceive various modifications and additions that may be made as a result of the disclosure herein. For example, the invention is described herein in terms of IEEE Standard 1149.1. However, the invention can also be applied to other standards and other forms of boundary scan. Accordingly, all such modifications and additions are deemed to be within the scope of the invention, which is to be limited only by the appended claims and their equivalents.

What is claimed is:

- 1. A programmable read-only memory (PROM) for configuring a field programmable gate array (FPGA) through boundary scan, comprising:
 - a PROM memory array for storing user configuration data for the FPGA; and
 - a JTAG test port comprising a test data input (TDI) pin, a test data output (TDO) pin, a test clock pin (TCK), a test mode (TMS) pin, and a control circuit;
 - wherein the JTAG test port is coupled to receive JTAG instructions from the TDI, TCK, and TMS pins, to receive the data from the memory, and to provide the data to the TDO pin, whereby the data is used to configure the FPGA.
- 2. The PROM of claim 1, wherein the JTAG test port is further coupled to receive the data from the TDI pin and to provide the data to the PROM memory array.
- 3. The PROM of claim 2, wherein the PROM supports a JTAG verify command for verifying the data in the PROM memory array.
- 4. A structure for configuring a field programmable gate array (FPGA) from a programmable read-only memory (PROM) through boundary scan, comprising:
 - a PROM having a PROM memory array for storing user configuration data for the FPGA, and further having a JTAG test port comprising a test data input pin, a test data output pin, a test clock pin, a test mode pin, and a control circuit; and
 - an FPGA having a JTAG test port comprising a test data input pin, a test data output pin, a test clock pin, a test mode pin, and a control circuit, the FPGA test data input pin being coupled to the PROM test data output pin to form a boundary scan chain;
 - wherein the PROM JTAG test port has a test mode in which the PROM is transparent to the boundary scan chain, and further has a configuration mode in which the PROM is used to configure the FPGA with the user configuration data stored in the PROM memory array through the boundary scan chain.
- 5. The structure of claim 4, wherein the PROM JTAG test port is coupled to program the PROM memory array with the user configuration data through the boundary scan chain.

- 6. The structure of claim 5, wherein the PROM supports a JTAG verify command for verifying the user configuration data.
- 7. The structure of claim 4, wherein the PROM directly precedes the FPGA in the boundary scan chain.
- 8. A method to configure a field programmable gate array (FPGA) from a programmable read-only memory (PROM) through boundary scan, the PROM comprising a PROM memory array storing configuration data for the FPGA, the method comprising:

forming a boundary scan chain with the PROM and the FPGA in which the PROM precedes the FPGA; placing the PROM in configuration mode; and

6

loading the configuration data stored in the PROM memory array into the FPGA from the PROM through the boundary scan chain.

9. The method of claim 8, further comprising:

loading the configuration data for the FPGA into the PROM memory array through the boundary scan chain.

10. The method of claim 9, further comprising:

reading back the configuration data through the boundary scan chain to verify the data.

11. The method of claim 8, wherein the PROM directly precedes the FPGA in the boundary scan chain.

.



United States Patent [19]

Shyu

[11] Patent Number:

6,046,957

[45] Date of Patent:

Apr. 4, 2000

[54] SEMICONDUCTOR MEMORY DEVICE WITH FLEXIBLE CONFIGURATION

[75] Inventor: Rong-Fuh Shyu, Hsinchu, Taiwan

[73] Assignee: Winbond Electronics Corporation,

Taiwan

[21] Appl. No.: 09/384,045

[22] Filed: Aug. 26, 1999

[51] Int. Cl.⁷ G11C 8/00

[56] References Cited

U.S. PATENT DOCUMENTS

5,307,320	4/1994	Farrer et al 365/230.01
5,406,525	4/1995	Nicholes 365/230.02
5,572,482	11/1996	Hoshizaki et al 365/233
5,801,547	9/1998	Kean 326/40
5,978,304	11/1999	Crafts 365/230.03


Primary Examiner-Son Mai

Attorney, Agent, or Firm-Fish & Richardson P.C.

[57] ABSTRACT

A semiconductor memory device includes an M-by-N memory array having a number M of complete words, each of the complete words having a number N of bits. The memory array further has M word lines to address the M complete words, and N bit lines to access the N bits. The number N has a number p of integer factors. The memory array can be configured to operate in p different operating modes, where the bits of the complete words are rearranged into at least one sub-word formed as a bit group. An auxiliary address decoder, a mode selector, an auxiliary address router and an input data router cooperate with an input buffer portion of an input/output circuit to enable routing of input data bits from input data lines of an input data bus to a selected sub-word of the memory array. The auxiliary address decoder, the mode selector and an output data router cooperate with an output sense amplifier portion of the input/output circuit to route output data bits of the selected sub-word of the memory array to output data lines of an output data bus.

15 Claims, 5 Drawing Sheets






FIG.1 PRIOR ART




FIG.2 PRIOR ART




FIG.3 PRIOR ART




FIG.4 PRIOR ART




FIG.5 PRIOR ART




FIG.6 PRIOR ART




FIG.7




FIG.8




FIG.9




FIG.10

SEMICONDUCTOR MEMORY DEVICE WITH FLEXIBLE CONFIGURATION

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a semiconductor memory device, more particularly to one having a flexible configuration.

2. Description of the Related Art

With the growing trend toward SOC (system-on-a-chip) technology, it is inevitable to incorporate a variety of circuit building blocks, each performing a specific function of an electronic system, onto a single integrated circuit chip. This trend imposes a great burden on traditional VLSI circuit design techniques due to the fact that VLSI designers no longer start the circuit design from scratch. Instead, an IP (intellectual property) based design approach is performed. The IP-based design approach involves the use of circuit building blocks having specific functions that are well proven for the integration of the system chip.

Memory devices are usually needed in a system chip. Generally, many memory macros will be embedded within the system chip that commands these memories. The embedded memory macros may be volatile, such as SRAM and DRAM, or non-volatile, such as mask ROM, EPROM, 25 EEPROM and flash memory, and can have parts that differ much in configuration from the standard stand-alone memory devices.

Reusability is a key factor in a design involving the SOC methodology. It can reduce the development time and thus 30 shorten the time to market a product. A circuit building block with a specific fixed function can be reused for a variety of system chips, although some minor differences might exist for fitting the circuit building block into different circuit designs. As a necessary building block in a system chip, it 35 is desirable for a memory device to have a flexible configuration so as to be adapted for use in a wide range of different system chips without the need for constructing a different memory macro for each chip. Although the memory device with the flexible configuration is motivated largely by its embedded utilization in a system chip, it can also be fabricated as a stand-alone chip to provide a flexible configuration in the design of a system board.

FIG. 1 is a schematic circuit block diagram illustrating a conventional memory device 1. In general, the memory 45 device 1 comprises a memory array 10, an address decoder 12, and an input/output (I/O) circuit 14 that includes an input buffer portion 142 and an output sense amplifier portion 144. For convenience of explanation, a memory array 10 having a configuration of 256 words by 16 bits is taken as an 50 example. Therefore, the address bus (AIN) has eight bits, which are decoded by the address decoder 12 to become 256 address select signals for addressing the 256 word lines of the memory array 10, respectively. The input buffer portion 142 has sixteen bit writing units, each of which passes an 55 input data bit of a 16-bit input data bus (DIN) to the corresponding bit line of the memory array 10 under an asserted write enable (WEN) signal. The output sense amplifier portion 144 has sixteen bit sensing units, each of which senses an output data bit of the corresponding one of the bit 60 lines of the memory array 10 and drives the corresponding output data line of a 16-bit output data bus (DOUT) under an asserted output enable (OEN) signal. In the conventional memory array 10, the sixteen bits of one word are simultaneously addressed for simultaneous writing under a common 65 WEN signal, and for simultaneous reading under a common OEN signal.

2

For a single-port memory device as indicated in FIG. 1, the bit lines of the memory array 10 are shared by both the input buffer portion 142 and the output sense amplifier portion 144. However, a memory device having read and write ports that are separate is common in the art. One example of such a memory device is a dual-port memory commonly used as a FIFO memory. The dual-port memory needs separate addressing means, i.e. address bus and address decoder, for each port to address the word lines of the memory array.

FIG. 2 is a schematic circuit diagram illustrating a bit writing unit 1420 of the input buffer portion in a conventional volatile memory device, such as DRAM or SRAM. The conventional volatile memory device usually has a complementary bit line structure, i.e. B, BN. The bit writing unit 1420 has a buffer input terminal connected to the input data bus (DIN), a buffer output terminal connected to the corresponding bit line (B, BN) of the memory array, and a buffer enable terminal to receive the write enable (WEN) signal. The input data bus (DIN) is connected to the corresponding bit line (B, BN) of the memory array when the WEN signal is asserted, and is disconnected therefrom when the WEN signal is not asserted.

FIG. 3 is a schematic circuit diagram illustrating a bit sensing unit 1440 of the output sense amplifier portion in a conventional volatile memory device, such as DRAM or SRAM. The bit sensing unit 1440 has a sensing input terminal connected to the corresponding bit line (B, BN) of the memory array, a sensing output terminal connected to the output data bus (DOUT), and an output enable terminal to receive the output enable (OEN) signal. The bit lines (B, BN) of the memory array are sensed to drive the output data bus (DOUT) when the OEN signal is asserted.

FIG. 4 is a schematic circuit diagram illustrating a bit writing unit 1422 of the input buffer portion in a conventional non-volatile memory device, such as EPROM, EEPROM and flash memory. The bit writing unit 1422 also has a buffer input terminal connected to the input data bus (DIN), a buffer output terminal connected to the corresponding bit line (B) of the memory array, and a buffer enable terminal to receive the write enable (WEN) signal. However, the conventional non-volatile memory device needs a high voltage (Vpp) to drive a write current to the bit line (B) during a write operation of one of the binary logic levels, such as logic "1". The write current is turned off during a write operation of the opposite binary logic level, such as logic "0". The level shifter 1423 acts to control turning-on and turning-off of an NMOS transistor 1425. W denotes a logic input to the level shifter 1423, which corresponds to a logic AND operation of the input data bit from the input data bus (DIN) and the WEN signal. O denotes an output of the level shifter 1423, which is used to drive an NMOS transistor 1425. As such, the NMOS transistor 1425 conducts the write current from the high voltage source (Vpp) when the input data bus (DIN) is at logic "1" and the WEN signal is asserted, and resists the write current when otherwise.

FIG. 5 is a schematic circuit block diagram illustrating an 8-to-256 address decoder 120 and 256 level shifters 122. A non-volatile memory device further needs a level shifter 122 associated with each word line of the memory array to apply different voltage levels to the corresponding word line during respective read and write operations. During a write operation, the word lines need a high voltage (Vpp) whereas, during a read operation, the word lines require a normal low voltage (Vcc).

FIG. 6 is a schematic circuit diagram illustrating the level shifter 122. Vsw is connected to a voltage switching circuit

(not shown) that supplies the high voltage (Vpp) or the normal low voltage (Vcc) depending on whether the write operation or the read operation is to be performed. W denotes a logic input, while Q denotes an output.

For non-volatile memory devices, an erase mechanism ⁵ (not shown) is further incorporated for erasing the programmed charges on cells of the memory array.

SUMMARY OF THE INVENTION

The object of the present invention is to provide a semiconductor memory device, either volatile or non-volatile, with a flexible configuration that eases reuse in the integration of a variety of system chips and, when fabricated as a stand-alone chip, that enhances flexibility in the design of a system board.

According to the present invention, a semiconductor memory device with a flexible configuration comprises an M-by-N memory array, a main address decoder, an input/output circuit, an auxiliary address decoder, a mode selector, an auxiliary address router, an input data router, and an output data router.

The memory array has a number M of complete words, each of the complete words having a number N of bits. The memory array further has M word lines to address the M 25 complete words, and N bit lines to access the N bits. The number N has a number p of integer factors. The memory array is capable of being configured to operate in p different operating modes, where the bits of the complete words are rearranged into at least one sub-word formed as a bit group. 30

The main address decoder is connected to the word lines of the memory array and is adapted to be connected to a main address bus. The main address decoder is adapted to decode main address signals on the main address bus, and provide a number M of corresponding main address select 35 signals to the word lines of the memory array, respectively.

The input/output circuit includes an input buffer portion and an output sense amplifier portion.

The input buffer portion has a number N of bit writing units. Each of the bit writing units has a buffer output terminal connected to a respective one of the bit lines of the memory array, a buffer input terminal, and a buffer enable terminal to control enabling of the bit writing unit for passing an input data bit at the buffer input terminal to the respective one of the bit lines via the buffer output terminal.

The output sense amplifier portion has a number N of bit sensing units. Each of the bit sensing units has a sensing input terminal connected to a respective one of the bit lines of the memory array, a sensing output terminal, and an output enable terminal adapted to receive an output enable signal to control enabling of the bit sensing unit for sensing an output data bit of the respective one of the bit lines and for providing the output data bit at the sensing output terminal in response to an asserted state of the output enable signal.

The auxiliary address decoder is adapted to be connected to an auxiliary address bus and is adapted to decode auxiliary address signals on the auxiliary address bus and generate a number N of corresponding auxiliary address select signals.

The mode selector generates mode control signals that correspond to a selected one of the different operating modes

The auxiliary address router is connected to the auxiliary 65 address decoder, the mode selector and the buffer enable terminals of the bit writing units of the input buffer portion.

4

The auxiliary address router is adapted to receive a write enable signal and enables appropriate ones of the bit writing units, which are associated with the sub-word that is selected according to the auxiliary address select signals from the auxiliary address decoder and the mode control signals from the mode selector, in response to an asserted state of the write enable signal.

The input data router is connected to the mode selector and the buffer input terminals of the bit writing units of the input buffer portion. The input data router is adapted to be connected to input data lines of an N-bit input data bus so as to receive input data bits therefrom, and is adapted to route the input data bits from the input data lines that are selected according to the mode control signals to the appropriate ones of the bit writing units that are enabled by the auxiliary address router.

The output data router is connected to the auxiliary address decoder, the mode selector and the sensing output terminals of the bit sensing units of the output sense amplifier portion. The output data router is adapted to be connected to output data lines of an N-bit output data bus, and is adapted to route the output data bit at the sensing output terminal of appropriate ones of the bit sensing units, which are associated with the sub-word that is selected according to the auxiliary address select signals from the auxiliary address decoder and the mode control signals from the mode selector, to appropriate ones of the output data lines of the output data bus.

BRIEF DESCRIPTION OF THE DRAWINGS

Other features and advantages of the present invention will become apparent in the following detailed description of the preferred embodiment with reference to the accompanying drawings, of which:

FIG. 1 is a schematic circuit block diagram illustrating a conventional memory device;

FIG. 2 is a schematic circuit diagram illustrating a bit writing unit of an input buffer portion in a conventional volatile memory device;

FIG. 3 is a schematic circuit diagram illustrating a bit sensing unit of an output sense amplifier portion in a conventional volatile memory device;

FIG. 4 is a schematic circuit diagram illustrating a bit writing unit of an input buffer portion in a conventional non-volatile memory device;

FIG. 5 is a schematic circuit block diagram illustrating an address decoder and level shifters in a conventional non-volatile memory device;

FIG. 6 is a schematic circuit diagram illustrating a level shifter used in a conventional non-volatile memory device;

FIG. 7 is a schematic circuit block diagram illustrating the preferred embodiment of a semiconductor memory device according to the present invention;

FIG. 8 is a schematic circuit block diagram illustrating an auxiliary address router of the preferred embodiment;

FIG. 9 illustrates an input data router of the preferred embodiment; and

FIG. 10 illustrates an output data router of the preferred embodiment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 7, the preferred embodiment of a semiconductor memory device 2 according to the present

invention is shown to comprise an M-by-N memory array 20, a main address decoder 21, an input/output (I/O) circuit 22 that includes an input buffer portion 220 and an output sense amplifier portion 222, an auxiliary address decoder 23, a mode selector or mode decoder 24, an auxiliary address 5 router 26, an input data router 27 and an output data router

The memory array 20 is conventional in construction and has a number M of complete words, each of the complete words having a number N of bits. The memory array 20 further has M word lines to address the M complete words, and N bit lines to access the N bits. The number N has a number p of integer factors. Unlike the memory array of conventional memory devices, the memory array 20 can be configured to operate in p different operating modes, where the bits of the complete words are rearranged into at least 15 one sub-word formed as a bit group. In the preferred embodiment, the sub-words in the same operating mode have uniform bit lengths. The uniform bit lengths of the sub-words are different for the different operating modes.

For convenience of explanation, a memory array 20 20 having M=256 and N=16 is taken as an example. The integer factors of the number "16" include 1, 2, 4, 8 and 16. Thus, the memory array 20 can be configured to operate in five different operating modes. This will be described in greater detail in the succeeding paragraphs.

The main address decoder 21, which is conventional in construction, is connected to the word lines of the memory array 20 and is adapted to be connected to a main address bus (AIN). In this example, the main address bus (AIN) is an 8-bit address bus, and the main address decoder 21 is adapted to decode main address signals on the main address bus (AIN) and provide 256 corresponding main address select signals to the word lines of the memory array 20,

The input buffer portion 220 includes 16 bit-writing units (not shown). The bit writing units are conventional in construction and can be similar to the one shown in FIG. 2, in the case that the semiconductor memory device 2 is volatile, or the one shown in FIG. 4, in the case the 40 semiconductor memory device 2 is non-volatile. Thus, each bit writing unit has a buffer output terminal connected to a respective one of the bit lines of the memory array 20, a buffer input terminal, and a buffer enable terminal to control at the buffer input terminal to the respective one of the bit lines via the buffer output terminal.

The output sense amplifier portion 222 includes 16 bitsensing units (not shown). The bit sensing units are conventional in construction and can be similar to the one 50 shown in FIG. 3, in the case that the semiconductor memory device 2 is volatile. Thus, each bit sensing unit has a sensing input terminal connected to a respective one of the bit lines of the memory array 20, a sensing output terminal, and an output enable terminal adapted to receive an output enable 55 (OEN) signal to control enabling of the bit sensing unit for sensing an output data bit of the respective one of the bit lines and for providing the output data bit at the sensing output terminal in response to an asserted state of the OEN

In the illustrative example, the auxiliary address decoder 23 is adapted to be connected to a 4-bit auxiliary address bus (XIN), and is adapted to decode auxiliary address signals on the auxiliary address bus (XIN) and generate 16 corresponding auxiliary address select signals X0-X15.

The mode decoder 24 generates mode control signals that correspond to a selected one of the different operating

modes. Particularly, in this example, the mode decoder 24 is adapted to receive a 3-bit mode select signal (MIN) and to decode the mode select signal (MIN) to obtain five mode control signals M1-M5.

The auxiliary address router 26 is connected to the auxiliary address decoder 23, the mode decoder 24, and the buffer enable terminals of the bit writing units of the input buffer portion 220. The auxiliary address router 26 is adapted to receive a write enable (WEN) signal, and enables appropriate ones of the bit writing units which are associated with the sub-word of the memory array 20 that is selected according to the auxiliary address select signals X0-X15 and the mode control signals M1-M5 in response to an asserted state of the WEN signal.

The input data router 27 is connected to the mode decoder 24 and the buffer input terminals of the bit writing units of the input buffer portion 220. The input data router 27 is further adapted to be connected to input data lines of a 16-bit input data bus (DIN) so as to receive input data bits therefrom. The input data router 27 is adapted to route the input data bits from the input data lines that are selected according to the mode control signals M1-M5 to the appropriate ones of the bit writing units that are enabled by the auxiliary address router 26.

The output data router 28 is connected to the auxiliary address decoder 23, the mode decoder 24, and the sensing output terminals of the bit sensing units of the output sense amplifier portion 222. The output data router 28 is further adapted to be connected to output data lines of a 16-bit output data bus (DOUT) The output data router 28 is adapted to route the output data bit at the sensing output terminal of appropriate ones of the bit sensing units, which are associated with the sub-word that is selected according to the mode control signals M1-M5 and the auxiliary address select signals X0-X15, to appropriate ones of the output data lines of the output data bus (DOUT).

In the above example, the five operating modes of the memory array 20 are as follows:

M1: The memory array 20 is configured to have 4096 sub-words, each of which is one bit long. Thus, the configuration of the memory device 2 becomes 4Kx1. All four bits of the auxiliary address bus (XIN) are valid, and cooperate with the 8-bit main address bus (AIN) to form a enabling of the bit writing unit for passing an input data bit 45 12-bit address bus for decoding the addresses of the 4096 sub-words. Only the least significant bits (LSB) of the input data lines and the output data lines of the input data bus (DIN) and the output data bus (DOUT) are valid such that each of the input data bus (DIN) and the output data bus (DOUT) acts as a one-bit data bus.

> M2: The memory array 20 is configured to have 2048 sub-words, each of which is two bits long. Thus, the configuration of the memory device 2 becomes 2K×2. Only the three least significant bits (LSB) of the 4-bit auxiliary address bus (XIN) are valid, and cooperate with the 8-bit main address bus (AIN) to form an 11-bit address bus for decoding the addresses of the 2048 sub-words. Only the two least significant bits (LSB) of the input data lines and the output data lines of the input data bus (DIN) and the output 60 data bus (DOUT) are valid such that each of the input data bus (DIN) and the output data bus (DOUT) acts as a two-bit

M3: The memory array 20 is configured to have 1024 sub-words, each of which is four bits long. Thus, the configuration of the memory device 2 becomes 1Kx4. Only the two least significant bits (LSB) of the 4-bit auxiliary address bus (XIN) are valid, and cooperate with the 8-bit

main address bus (AIN) to form a 10-bit address bus for decoding the addresses of the 1024 sub-words. Only the four least significant bits (LSB) of the input data lines and the output data lines of the input data bus (DIN) and the output data bus (DOUT) are valid such that each of the input data bus (DIN) and the output data bus (DIN) and the output data bus (DOUT) acts as a four-bit data bus.

M4: The memory array 20 is configured to have 512 sub-words, each of which is eight bits long. Thus, the configuration of the memory device 2 becomes 512×8. Only the least significant bit (LSB) of the 4-bit auxiliary address bus (XIN) is valid, and cooperates with the 8-bit main address bus (AIN) to form a 9-bit address bus for decoding the addresses of the 512 sub-words. Only the eight least significant bits (LSB) of the input data lines and the output data lines of the input data bus (DIN) and the output data bus (DOUT) are valid such that each of the input data bus (DIN) and the output data bus (DOUT) acts as an eight-bit data bus.

M5: The memory array 20 is configured to have 256 words, each of which is 16 bits long. Thus, the configuration of the memory device 2 is 256×16. The 4-bit auxiliary address bus (XIN) is invalid, and only the 8-bit main address bus (AIN) is used for decoding the 256 word line addresses. All sixteen input and output data lines of the input data bus (DIN) and the output data bus (DOUT) are valid at this time. 25

Referring to FIG. 8, the auxiliary address router 26 includes a combinational logic circuit 260 and a logic AND circuit block 262. The combinational logic circuit 260 is connected to the auxiliary address decoder 23 and the mode decoder 24, and performs logic operations on the mode control signals M1-M5 and the auxiliary address select signals X0-X5 according to a predetermined first set of Boolean equations. In this example, the combinational logic circuit 260 generates sixteen buffer select outputs Y0-Y15 according to the following Boolean equations:

Y0 = X0YI = MI * XI + M2 * X0 + M3 * X0 + M4 * X0 + M5 * X0Y2 = M1 * X2 + M2 * X1 + M3 * X0 + M4 * X0 + M5 * X0V3 = M1 * X3 + M2 * X1 + M3 * X0 + M4 * X0 + M5 * X0Y4 = M1 * X4 + M2 * X2 + M3 * X1 + M4 * X0 + M5 * X0YS = MI * XS + M2 * X2 + M3 * XI + M4 * X0 + M5 * X0Y6 = M1 * X6 + M2 * X3 + M3 * X1 + M4 * X0 + M5 * X0Y7 = M1 * X7 + M2 * X3 + M3 * X1 + M4 * X0 + M5 * X0Y8 = M1 * X8 + M2 * X4 + M3 * X2 + M4 * X1 + M5 * X0Y9 = M1 + X9 + M2 + X4 + M3 + X2 + M4 + X1 + M5 + X0Y10 = M1 * X10 + M2 * X5 + M3 * X2 + M4 * X1 + M5 * X0YII = MI * XII + M2 * X5 + M3 * X2 + M4 * XI + M5 * X0Y12 = M1 * X12 + M2 * X6 + M3 * X3 + M4 * X1 + M5 * X0Y13 = M1 * X13 + M2 * X6 + M3 * X3 + M4 * X1 + M5 * X0Y14 = M1 * X14 + M2 * X7 + M3 * X3 + M4 * X1 + M5 * X0Y15 = M1 * X15 + M2 * X7 + M3 * X3 + M4 * X1 + M5 * X0

The logic AND circuit block 262 is connected to the combinational logic circuit 260 and the buffer enable terminals of the bit writing units of the input buffer portion 220. The logic AND circuit block 262 is adapted to receive the write enable (WEN) signal, and is adapted to perform a logic AND operation of the WEN signal with the buffer select

outputs Y0-Y15 of the combinational logic circuit 260 to obtain sixteen buffer enable signals XA0-XA15 that are provided respectively to the buffer enable terminals of the bit writing units of the input buffer portion 220 for enabling the appropriate ones of the bit writing units.

Referring to FIG. 9, the input data router 27 is shown to be in the form of a combinational logic circuit that is connected to the mode decoder 24 and the buffer input terminals DIB0-DIB15 of the bit writing units of the input buffer portion 220, and that is further adapted to be connected to the input data lines DI0-DI15 of the 16-bit input data bus (DIN). The combinational logic circuit is adapted to perform logic operations on the input data bits from the input data lines DI0-DI15 and the mode control signals M1-M5 according to the following predetermined second set of Boolean equations to route the input data bits to the appropriate ones of the bit writing units that are enabled by the auxiliary address router 26:

DIB0 = DI0

35

DIB1 = M1 * D10 + M2 * D11 + M3 * D11 + M4 * D11 + M5 * D11

DIB2 = M1 * D10 + M2 * D10 + M3 * D12 + M4 * D12 + M5 * D12

DIB3 = M1 * D10 + M2 * D10 + M3 * D13 + M4 * D13 + M5 * D13

DIB4 = M1 * D10 + M2 * D10 + M3 * D10 + M4 * D14 + M5 * D14

DIB5 = M1 * D10 + M2 * D11 + M3 * D11 + M4 * D15 + M5 * D15

DIB6 = M1 * D10 + M2 * D10 + M3 * D12 + M4 * D16 + M5 * D16

DIB7 = M1 * D10 + M2 * D10 + M3 * D12 + M4 * D17 + M5 * D17

DIB8 = M1 * D10 + M2 * D10 + M3 * D13 + M4 * D17 + M5 * D18

DIB9 = M1 * D10 + M2 * D10 + M3 * D10 + M4 * D10 + M5 * D18

DIB10 = M1 * D10 + M2 * D11 + M3 * D13 + M4 * D12 + M5 * D110

DIB11 = M1 * D10 + M2 * D11 + M3 * D13 + M4 * D13 + M5 * D111

DIB12 = M1 * D10 + M2 * D11 + M3 * D11 + M4 * D14 + M5 * D112

DIB13 = M1 * D10 + M2 * D11 + M3 * D11 + M4 * D15 + M5 * D113

DIB14 = M1 * D10 + M2 * D11 + M3 * D11 + M4 * D15 + M5 * D114

DIB15 = M1 * D10 + M2 * D10 + M3 * D12 + M4 * D16 + M5 * D114

Referring to FIG. 10, the output data router 28 is shown to be in the form of a combinational logic circuit that is connected to the auxiliary address decoder 23, the mode decoder 24, and the sensing output terminals DOB0-DOB15 55 of the bit sensing units of the output sense amplifier portion 222, and that is further adapted to be connected to the output data lines DO0-DO15 of the 16-bit output data bus (DOUT). The combinational logic circuit, which acts as a multiplexer, 60 is adapted to perform logic operations on the mode control signals M1-M5, the auxiliary address select signals X0-X15, and the output data bits at the sensing output terminals of the bit sensing units according to the following predetermined third set of Boolean equations to route the output data bits from the appropriate ones of the bit sensing units to the appropriate ones of the output data lines DO0-DO15 of the output data bus (DOUT):

a) when in mode M1, only the output data line DO0 is valid,

DO0 = X0*DOB0 + X1*DOB1 + X2*DOB2 + X3*DOB3 +

X4*DOB4 + X5*DOB5 + X6*DOB6 + X7*DOB7 +

X8*DOB8 + X9*DOB9 + X10*DOB10 + X11*DOB11 +

X12*DOB12 + X13*DOB13 + X14*DOB14 + X15*DOB15

b) when in mode M2, only the output data lines DO0 and DO1 are valid.

 $DO0 = X0*DOB0 + XI*DOB2 + X2*DOB4 + X3*DOB6 + \\ X4*DOB8 + X5*DOB10 + X6*DOB12 + X7*DOB14 \\ DO1 = X0*DOB1 + XI*DOB3 + X2*DOB5 + X3*DOB7 + \\ X7*DOB9 + X5*DOB11 + X6*DOB13 + X7*DOB15 \\ DO1 = X0*DOB12 + X1*DOB13 + X7*DOB15 \\ DO1 = X0*DOB13 + X1*DOB15 \\ DO2 = X0*DOB14 + X1*DOB15 \\ DO3 = X0*DOB15 \\ DO3 = X0*DOB15$

c) when in mode M3, only the output data lines DO0 to DO3 is valid,

DO0 = X0*DOB0+ X1*DOB4+ X2*DOB8+ X3*DOB12

DO1 = X0*DOB1+ X1*DOB5+ X2*DOB9+ X3*DOB13

DO2 = X0*DOB2+ X1*DOB6+ X2*DOB10+ X3*DOB14

DO3 = X0*DOB3+ X1*DOB7+ X2*DOB11+ X3*DOB15

d) when in mode M4, only the output data lines DO0 to DO7 are valid,

DO0 = X0*DOB0 + X1*DOB8

DO1 = X0*DOB1 + X1*DOB9

DO2 = X0*DOB2 + X1*DOB10

DO3 = X0*DOB3 + X1*DOB11

DO4 = X0*DOB4 + X1*DOB12

DO5 = X0*DOB5 + X1*DOB13

DO6 = X0*DOB6 + X1*DOB14

DO7 = X0*DOB7 + X1*DOB15

e) when in mode M5, all of the output data lines DO0-DO15 are valid,

DOn=X0*DOBn, where n=0 to 15.

It is noted that the auxiliary address select signals X0-X15 from the auxiliary address decoder 23, the buffer 55 enable signals XA0-XA15 from the auxiliary address router 26, the input data lines DI0-DI15 of the input data bus (DIN), the output data lines DO0-DO15 of the output data bus (DOUT), the buffer input terminals DIB0-DIB15 of the bit writing units of the input buffer portion 220, and the 60 sensing output terminals DOB0-DOB15 of the bit sensing units of the output sense amplifier portion 222 all correspond in number with the number N of bits in one complete word of the memory array 20.

As mentioned beforehand, the memory device 2 of the 65 illustrative example is based on a 256-by-16 configured memory array 20. In general, the present invention is

10

applicable to any memory array having M complete words and N bits in each complete word.

In view of the flexible configuration of the semiconductor memory device of this invention, reuse in the integration of a variety of system chips can be eased. In addition, when the semiconductor memory device of this invention is fabricated as a stand-alone chip, flexibility in the design of a system board can be enhanced. The object of the invention is thus met

While the present invention has been described in connection with what is considered the most practical and preferred embodiment, it is understood that this invention is not limited to the disclosed embodiment but is intended to cover various arrangements included within the spirit and scope of the broadest interpretation so as to encompass all such modifications and equivalent arrangements.

[claim:

- 1. A semiconductor memory device with a flexible configuration, comprising:
 - an M-by-N memory array having a number M of complete words, each of said complete words having a number N of bits, said memory array further having M word lines to address said M complete words, and N bit lines to access said N bits, wherein the number N has a number p of integer factors, said memory array being capable of being configured to operate in p different operating modes, where said bits of said complete words are rearranged into at least one sub-word formed as a bit group;
 - a main address decoder connected to said word lines of said memory array and adapted to be connected to a main address bus, said main address decoder being adapted to decode main address signals on the main address bus and provide a number M of corresponding main address select signals to said word lines of said memory array, respectively;

an input/output circuit including

- an input buffer portion having a number N of bit writing units, each of said bit writing units having a buffer output terminal connected to a respective one of said bit lines of said memory array, a buffer input terminal, and a buffer enable terminal to control enabling of said bit writing unit for passing an input data bit at said buffer input terminal to the respective one of said bit lines via said buffer output terminal, and
- an output sense amplifier portion having a number N of bit sensing units, each of said bit sensing units having a sensing input terminal connected to a respective one of said bit lines of said memory array, a sensing output terminal, and an output enable terminal adapted to receive an output enable signal to control enabling of said bit sensing unit for sensing an output data bit of the respective one of said bit lines and for providing the output data bit at said sensing output terminal in response to an asserted state of the output enable signal;
- an auxiliary address decoder adapted to be connected to an auxiliary address bus and adapted to decode auxiliary address signals on the auxiliary address bus and generate a number N of corresponding auxiliary address select signals;
- a mode selector for generating mode control signals that correspond to a selected one of the different operating modes;
- an auxiliary address router connected to said auxiliary address decoder, said mode selector and said buffer

45

enable terminals of said bit writing units of said input buffer portion, said auxiliary address router being adapted to receive a write enable signal and enabling appropriate ones of said bit writing units which are associated with said sub-word that is selected according to the auxiliary address select signals from said auxiliary address decoder and the mode control signals from said mode selector in response to an asserted state of the write enable signal;

an input data router connected to said mode selector and said buffer input terminals of said bit writing units of said input buffer portion, said input data router being adapted to be connected to input data lines of an N-bit input data bus so as to receive input data bits therefrom and being adapted to route the input data bits from the input data lines that are selected according to the mode control signals to said appropriate ones of said bit writing units that are enabled by said auxiliary address router; and

an output data router connected to said auxiliary address decoder, said mode selector and said sensing output terminals of said bit sensing units of said output sense amplifier portion, said output data router being adapted to be connected to output data lines of an N-bit output data bus and being adapted to route the output data bit at said sensing output terminal of appropriate ones of said bit sensing units, which are associated with said sub-word that is selected according to the auxiliary address select signals from said auxiliary address decoder and the mode control signals from said mode selector, to appropriate ones of the output data lines of the output data bus.

2. The semiconductor memory device of claim 1, wherein said mode selector includes a mode decoder adapted to 35 receive a mode select signal and to decode the mode select signal to obtain a number p of the mode control signals.

3. The semiconductor memory device of claim 1, wherein said auxiliary address router includes:

- a combinational logic circuit connected to said auxiliary 40 address decoder and said mode selector for performing logic operations on the auxiliary address select signals and the mode control signals according to a predetermined set of Boolean equations to obtain a number N of buffer select outputs; and
- a logic AND circuit block connected to said combinational logic circuit and said buffer enable terminals of said bit writing units of said input buffer portion, said logic AND circuit block being adapted to receive the write enable signal and being adapted to perform a 50 logic AND operation of the write enable signal with the buffer select outputs of said combinational logic circuit to obtain a number N of buffer enable signals that are provided respectively to said buffer enable terminals of said bit writing units for enabling said appropriate ones 55 of said bit writing units.
- 4. The semiconductor memory device of claim 1, wherein said input data router includes a combinational logic circuit connected to said mode selector and said buffer input terminals of said bit writing units of said input buffer 60 portion, said combinational logic circuit being adapted to be connected to the input data lines of the N-bit input data bus, said combinational logic circuit being adapted to perform logic operations on the input data bits from the input data lines and the mode control signals according to a predetermined set of Boolean equations to route the input data bits to said appropriate ones of said bit writing units.

12

5. The semiconductor memory device of claim 1, wherein said output data router includes a combinational logic circuit connected to said auxiliary address decoder, said mode selector and said sensing output terminals of said bit sensing units of said output sense amplifier portion, said combinational logic circuit being adapted to be connected to the output data lines of the N-bit output data bus and being adapted to perform logic operations on the auxiliary address select signals, the mode control signals and the output data bits at said sensing output terminals of said bit sensing units according to a predetermined set of Boolean equations to route the output data bits from said appropriate ones of said bit sensing units to said appropriate ones of the output data lines of the output data bus.

6. The semiconductor memory device of claim 1, wherein said at least one sub-word in the same one of the operating modes has uniform bit length, the uniform bit length of said at least one sub-word being different for the different operating modes.

7. A semiconductor memory device with a flexible configuration, comprising:

- an M-by-N memory array having a number M of complete words, each of said complete words having a number N of bits, said memory array further having M word lines to address said M complete words, and N bit lines to access said N bits, wherein the number N has a number p of integer factors, said memory array being capable of being configured to operate in p different operating modes, where said bits of said complete words are rearranged into at least one sub-word formed as a bit group;
- a main address decoder connected to said word lines of said memory array and adapted to be connected to a main address bus, said main address decoder being adapted to decode main address signals on the main address bus and provide a number M of corresponding main address select signals to said word lines of said memory array, respectively;
- an input/output circuit including an input buffer portion having a number N of bit writing units, each of said bit writing units having a buffer output terminal connected to a respective one of said bit lines of said memory array, a buffer input terminal, and a buffer enable terminal to control enabling of said bit writing unit for passing an input data bit at said buffer input terminal to the respective one of said bit lines via said buffer output terminal;
- an auxiliary address decoder adapted to be connected to an auxiliary address bus and adapted to decode auxiliary address signals on the auxiliary address bus and generate a number N of corresponding auxiliary address select signals;
- a mode selector for generating mode control signals that correspond to a selected one of the different operating modes:
- an auxiliary address router connected to said auxiliary address decoder, said mode selector and said buffer enable terminals of said bit writing units of said input buffer portion, said auxiliary address router being adapted to receive a write enable signal and enabling appropriate ones of said bit writing units which are associated with said sub-word that is selected according to the auxiliary address select signals from said auxiliary address decoder and the mode control signals from said mode selector in response to an asserted state of the write enable signal; and

- an input data router connected to said mode selector and said buffer input terminals of said bit writing units of said input buffer portion, said input data router being adapted to be connected to input data lines of an N-bit input data bus so as to receive input data bits therefrom and being adapted to route the input data bits from the input data lines that are selected according to the mode control signals to said appropriate ones of said bit writing units that are enabled by said auxiliary address
- 8. The semiconductor memory device of claim 7, wherein said mode selector includes a mode decoder adapted to receive a mode select signal and to decode the mode select signal to obtain a number p of the mode control signals.
- 9. The semiconductor memory device of claim 7, wherein 15 said auxiliary address router includes:
 - a combinational logic circuit connected to said auxiliary address decoder and said mode selector for performing logic operations on the auxiliary address select signals and the mode control signals according to a predetermined set of Boolean equations to obtain a number N of buffer select outputs; and
 - a logic AND circuit block connected to said combinational logic circuit and said buffer enable terminals of said bit writing units of said input buffer portion, said logic AND circuit block being adapted to receive the write enable signal and being adapted to perform a logic AND operation of the write enable signal with the buffer select outputs of said combinational logic circuit to obtain a number N of buffer enable signals that are provided respectively to said buffer enable terminals of said bit writing units for enabling said appropriate ones of said bit writing units.
- 10. The semiconductor memory device of claim 7, wherein said input data router includes a combinational logic circuit connected to said mode selector and said buffer input terminals of said bit writing units of said input buffer portion, said combinational logic circuit being adapted to be connected to the input data lines of the N-bit input data bus, said combinational logic circuit being adapted to perform logic operations on the input data bits from the input data lines and the mode control signals according to a predetermined set of Boolean equations to route the input data bits to said appropriate ones of said bit writing units.
- 11. The semiconductor memory device of claim 7, wherein said at least one sub-word in the same one of the operating modes has uniform bit length, the uniform bit length of said at least one sub-word being different for the different operating modes.
- 12. A semiconductor memory device with a flexible ⁵⁰ configuration, comprising:
 - an M-by-N memory array having a number M of complete words, each of said complete words having a number N of bits, said memory array further having M word lines to address said M complete words, and N bit lines to access said N bits, wherein the number N has a number p of integer factors, said memory array being capable of being configured to operate in p different operating modes, where said bits of said complete words are rearranged into at least one sub-word formed as a bit group;
 - a main address decoder connected to said word lines of said memory array and adapted to be connected to a

14

main address bus, said main address decoder being adapted to decode main address signals on the main address bus and provide a number M of corresponding main address select signals to said word lines of said memory array, respectively;

- an input/output circuit including an output sense amplifier portion having a number N of bit sensing units, each of said bit sensing units having a sensing input terminal connected to a respective one of said bit lines of said memory array, a sensing output terminal, and an output enable terminal adapted to receive an output enable signal to control enabling of said bit sensing unit for sensing an output data bit of the respective one of said bit lines and for providing the output data bit at said sensing output terminal in response to an asserted state of the output enable signal;
- an auxiliary address decoder adapted to be connected to an auxiliary address bus and adapted to decode auxiliary address signals on the auxiliary address bus and generate a number N of corresponding auxiliary address select signals;
- a mode selector for generating mode control signals that correspond to a selected one of the different operating modes; and
- an output data router connected to said auxiliary address decoder, said mode selector and said sensing output terminals of said bit sensing units of said output sense amplifier portion, said output data router being adapted to be connected to output data lines of an N-bit output data bus and being adapted to route the output data bit at said sensing output terminal of appropriate ones of said bit sensing units, which are associated with said sub-word that is selected according to the auxiliary address select signals from said auxiliary address decoder and the mode control signals from said mode selector, to appropriate ones of the output data lines of the output data bus.
- 13. The semiconductor memory device of claim 12, wherein said mode selector includes a mode decoder adapted to receive a mode select signal and to decode the mode select signal to obtain a number p of the mode control signals.
- 14. The semiconductor memory device of claim 12, wherein said output data router includes a combinational logic circuit connected to said auxiliary address decoder, said mode selector and said sensing output terminals of said bit sensing units of said output sense amplifier portion, said combinational logic circuit being adapted to be connected to the output data lines of the N-bit output data bus and being adapted to perform logic operations on the auxiliary address select signals, the mode control signals and the output data bits at said sensing output terminals of said bit sensing units according to a predetermined set of Boolean equations to route the output data bits from said appropriate ones of said bit sensing units to said appropriate ones of the output data lines of the output data bus.
- 15. The semiconductor memory device of claim 12, wherein said at least one sub-word in the same one of the operating modes has uniform bit length, the uniform bit length of said at least one sub-word being different for the different operating modes.

* * * * *